
Low-Current, SPI-Compatible
Real-Time Clock
16
Maxim Integrated
DS1347
GROUND PLANE
VIA CONNECTION
GROUND PLANE
VIA CONNECTION
GUARD RING
SM WATCH CRYSTAL
LAYER 1 TRACE
LAYER 2 LOCAL GROUND PLANE
CONNECT ONLY TO PIN 4
GROUND PLANE VIA
VCC PLANE
VIA CONNECTION
GROUND PLANE
VIA CONNECTION
*
**
*
**
*
**
0.1
F
SM CAP
DS1347
Figure 4. Crystal PCB Layout
PACKAGE
TYPE
PACKAGE
CODE
OUTLINE
NO.
LAND
PATTERN NO.
8 TDFN-EP
T833+2
Package Information
For the latest package outline information and land patterns (foot-
“+”, “#”, or “-” in the package code indicates RoHS status only.
Package drawings may show a different suffix character, but the
drawing pertains to the package regardless of RoHS status.
Chip Information
PROCESS: CMOS